Eeweb - eeweb.com - Design Notes - EEWeb
General Information:
Latest News:
Design Guidelines for 100 Gbps - CFP2 Interface 23 May 2013 | 07:41 pm
The common electrical interface CEI 28G VSR implementation architecture (IA) for short reach channels is intendedfornext generation100 Gbps chip- to – opticalmodule applications. CFP2 is apluggable op...
Design Guidelines for 100 Gbps - CFP2 Interface 23 May 2013 | 07:41 pm
The common electrical interface CEI 28G VSR implementation architecture (IA) for short reach channels is intendedfornext generation100 Gbps chip- to – opticalmodule applications. CFP2 is apluggable op...
Getting Started with AT91SAM9XE Microcontrollers 22 May 2013 | 07:00 pm
This section describes how to program a basic application that helps you to become familiar with AT91SAM9XE microcontrollers. It is divided into two main sections: the first one covers the specificati...
Getting Started with AT91SAM9XE Microcontrollers 22 May 2013 | 07:00 pm
This section describes how to program a basic application that helps you to become familiar with AT91SAM9XE microcontrollers. It is divided into two main sections: the first one covers the specificati...
Integrated Debugging- A New Approach to Troubleshooting Your Designs with Real-Time Oscilloscopes 22 May 2013 | 01:55 am
Traditional jitter analysis software provides you valuable information about jitter trends (temporal fluctuation of jitter), and the jitter spectrum (frequency component of jitter). It can also separa...
Integrated Debugging- A New Approach to Troubleshooting Your Designs with Real-Time Oscilloscopes 22 May 2013 | 01:55 am
Traditional jitter analysis software provides you valuable information about jitter trends (temporal fluctuation of jitter), and the jitter spectrum (frequency component of jitter). It can also separa...
Implementing Memory Structures for Video Processing in the Vivado HLS Tool 20 May 2013 | 08:18 pm
Video processing algorithms, which are predominantly computation intensive, are natural candidates for hardware implementation with the HLS tool. The techniques described in this application note cove...
Implementing Memory Structures for Video Processing in the Vivado HLS Tool 20 May 2013 | 08:18 pm
Video processing algorithms, which are predominantly computation intensive, are natural candidates for hardware implementation with the HLS tool. The techniques described in this application note cove...
Designing High-Performance Video Systems in 7 Series FPGAs 18 May 2013 | 01:19 am
The design uses eight AXI video direct memory access (VDMA) engines to simultaneously move 16 streams (eight transmit video streams and eight receive video streams), each in 1920 × 1080 pixel format a...
Designing High-Performance Video Systems in 7 Series FPGAs 18 May 2013 | 01:19 am
The design uses eight AXI video direct memory access (VDMA) engines to simultaneously move 16 streams (eight transmit video streams and eight receive video streams), each in 1920 × 1080 pixel format a...
